[1] 沈一度. GaN电力电子和射频器件产业链分析[J]. 集成电路应用,2018,35(10):91-92. SHEN Yidu. Analysis of GaN power electronics and RF devices industry chain[J]. Integrated Circuit Application,2018,35(10):91-92. [2] 林佳,黄浩生. 电力电子和射频器件产业链分析[J]. 集成电路应用,2017,34(12):83-86. LIN Jia,HUANG Haosheng. Opportunities and challenges brought by third-generation semi-conductors[J]. Integrated Circuit application,2017,34(12):83-86. [3] 史冬梅,杨斌,蔡韩辉. Ⅲ族氮化物第三代半导体材料发展现状与趋势[J]. 科技中国,2018,4(4):15-18. SHI Dongmei,YANG Bin,CAI Hanhui. Development status and trend of group III nitride third generation semiconductor materials[J]. Technology China,2018,4(4):15-18. [4] 吴福培,张宪民. 印刷电路板无铅焊点假焊的检测[J]. 光学精密工程,2011,19(3):697-702. WU Fupei,ZHANG Xianmin. Detection of false welding of lead-free solder joints in PCB[J]. Optics and Precision Engineering,2011,19(3):697-702. [5] 贾轶群. 基于X射线检测系统的BGA器件缺陷检测技术研究[D]. 太原:中北大学,2011. JIA Yiqun. The technology of the detection for defects in BGA package based on X-ray system[D]. Taiyuan:North University of China,2011. [6] WILLIS B. Reflow soldering processes and trouble-shooting SMT,BGA,CSP and flip chip technologies[J]. Soldering & Surface Mount Technology,2003,15(1):54-60. [7] ROOS-KOZEL B L. Parameters affecting the incidence of pad bridging in surface mounted device attachment[J]. Microelectronics International,1985,2(2):5-8. [8] ECKEL S,IYER S,SRIHARI K,et al. Minimizing flux spatter during lead-free reflow assembly[J]. Soldering & Surface Mount Technology,2006,18(3):19-23. [9] XU D,CHOW J,MAYER M,et al. Sn-Ag-Cu to Cu joint current aging test and evolution of resistance and microstructure[J]. Electronic Materials Letters,2015,11(6):1078-1084. [10] XU D,HOOK M,MAYER M. Real time joint resistance monitoring during solder reflow[J]. Journal of Alloys and Compounds,2017,695(2):3002-3010. [11] XU D. Real time resistance monitoring technology for microjoining process and reliability test[D]. Waterloo:University of Waterloo,2017. [12] FENG J,XU D,TIAN Y,et al. SAC305 solder reflow:identification of melting and solidification using in-process resistance monitoring[J]. IEEE Transactions on Components,Packaging and Manufacturing Technology,2019,2(3):2156-2170. [13] FU S,MEI Y,LI X,et al. Parametric study on pressureless sintering of nanosilver paste to bond large-area (≥ 100 mm2) power chips at low temperatures for electronic packaging[J]. Journal of Electronic Materials,2015,44(10):3973-3984. [14] CHAN Y,YANG D. Failure mechanisms of solder interconnects under current stressing in advanced electronic packages[J]. Progress in Materials Science,2010,55(5):428-475. |